

UNITED STATES PATENT AND TRADEMARK OFFICE

f~

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/653,149	08/31/2000	Garo J. Derderian	MI22-1330 4634 EXAMINER	
21567	7590 07/02/2004			
WELLS ST. JOHN P.S. 601 W. FIRST AVENUE, SUITE 1300			LE, THAO P	
SPOKANE,			ART UNIT PAPER NUMBER	
,			2818	
			DATE MAILED: 07/02/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Annlic	ation No.	Applicant(s)			
Office Action Summers						
		3,149	DERDERIAN ET AL.			
Office Action Summary	Exami	ı r	Art Unit			
	Thao P		2818			
The MAILING DATE of this comm Period for Reply	unication appears on	the cover sheet with the	correspond nc address			
A SHORTENED STATUTORY PERIOD THE MAILING DATE OF THIS COMMU - Extensions of time may be available under the provisi after SIX (6) MONTHS from the mailing date of this co. - If the period for reply specified above, the maximum - Failure to reply within the set or extended period for real Any reply received by the Office later than three mont earned patent term adjustment. See 37 CFR 1.704(b)	INICATION. ons of 37 CFR 1.136(a). In no mmunication. ((30) days, a reply within the so n statutory period will apply an uply will, by statute, cause the us after the mailing date of this	event, however, may a reply be ti statutory minimum of thirty (30) da d will expire SIX (6) MONTHS fron application to become ABANDONI	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).			
Status						
1) Responsive to communication(s)	filed on 26 Januarv 2	004.				
2a)☐ This action is FINAL .						
• • • • • • • • • • • • • • • • • • • •	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 1-8,10-25 and 34-75 is/a 4a) Of the above claim(s) is 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-8,10-25 and 34-75 is/a 7) ☐ Claim(s) is/are objected to 8) ☐ Claim(s) are subject to res Application Papers 9) ☐ The specification is objected to by	s/are withdrawn from re rejected. triction and/or election	consideration.				
10) The drawing(s) filed on 29 Januar Applicant may not request that any of Replacement drawing sheet(s) include 11) The oath or declaration is objected	ojection to the drawing(sing the correction is req	s) be held in abeyance. So uired if the drawing(s) is ol	ee 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claimal All b) Some * c) None of 1. Certified copies of the prior 2. Certified copies of the prior 3. Copies of the certified copie application from the Internative See the attached detailed Office and	ity documents have b ity documents have b es of the priority docu tional Bureau (PCT F	een received. een received in Applica ments have been receiv Rule 17.2(a)).	tion No red in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review 3) Information Disclosure Statement(s) (PTO-1448) Paper No(s)/Mail Date 1/26/04.		4) Interview Summar Paper No(s)/Mail [5) Notice of Informal 6) Other:				

1. Claims 1-8, 10-25, 34-75 are pending.

Claim Objections

2. Claims 10, 20-21 are objected to because of the following informality:

Claim 10 depends on a canceled claim (claim 9).

Claims 20-21 depend on a canceled claim (claim 19).

Information Disclosure Statement

3. The information disclosure statement (IDS) submitted on 1/26/04 was filed after the mailing date of the application. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Claim Rejections

Claim Rejections - 35 USC § 112

4. Claim 1 is rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, "to oxygen diffusion" in "atomic layer depositing a conductive barrier to oxygen diffusion" is not clearly defined the subject matter regarded as the invention.

Application/Control Number: 09/653,149 Page 3

Art Unit: 2818

The conductive barrier layer is formed to prevent oxygen diffusion or to enhance oxygen diffusion?

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-8, 10-25, 34-75 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fukuzumi et al., U.S. Patent No. 6,222,722, and in view of Kim et al., U.S. Patent No. 6,207,487.

Regarding to claims 1, 34, Fukuzumi et al. discloses a method of forming a capacitor (See Fig. 33 and Cols. 1-20) comprising:

- forming a first capacitor electrode 51 over a substrate 1;
- forming a conductive barrier layer 52 over the first electrode (to prevent oxygen diffusion);

forming a capacitor dielectric 53 over the barrier layer;

forming a second capacitor electrode 54 over the dielectric layer.

Page 4

Fukuzumi et al. fails to disclose the step of forming a conductive barrier layer using atomic layer deposition (ALD) technique. However, Kim et al. discloses the method of forming capacitor including the step of forming conductive barrier layer over the first capacitor electrode using ALD method (abstract).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Fukuzumi et al. in view of Kim et al. by using ALD to deposit conductive barrier layer over the first capacitor electrode because when ALD method is performed where a high-purity film is formed by a plurality of atomic layers so that various reactants necessary for deposition of the film are sequentially supplied to the substrate by a gas pulsing method, a film having perfect step coverage is achieved, the thickness of the film can be easily adjusted (lines 5-30, Col. 4), the leakage current at lower electrode is suppressed, electric potential of device acts strongly while capable of obtaining cell capacitance enough for device operation and lower a soft error rate (lines 35-40, Col. 2). The conductive barrier layer formed over the first capacitor electrode for suppression of leakage current inherently inhibits the oxygen diffusion into the lower electrode.

Regarding to claim 2, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Kim et al. further discloses wherein the

Art Unit: 2818

atomic layer depositing occurs at a temperature of about 300 oC and at a pressure of about from 1-5 torr which fall into the ranged disclosed in claim 2 (Col. 10).

Regarding to claim 3, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Kim et al. further discloses wherein the atomic layer has a thickness of about 60-70 A which falls into the ranged recited in claim 3 (line 39, Col. 5; lines 58, Col. 7).

Regarding to claim 4, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Kim et al. further discloses wherein the atomic layer contacts the first electrode.

Regarding to claim 5, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Kim et al. further discloses wherein the atomic layer comprises WN, TaN, TiN, RuOx, IrOx (lines 26-39, Col. 8).

Regarding to claim 6, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Fukuzumi et al. further discloses wherein the capacitor dielectric layer 52 is high dielectric constant material, for example, BaTiO3, SrTiO3, Ta2O5 (lines 1-25, Col. 17). It is well known in the art that these materials exhibit a K factor of greater than about 7 at 20 oC.

Regarding to claims 7, 38, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 1 and 34 above, and further disclose that at least one of the first or second electrodes comprise polysilicon (Fukuzumi et al.: Cols. 1-20; Kim et al.: Col. 1-10) and Fukuzumi et al. also discloses the dielectric layer comprises oxygen (Fukuzumi et al.: lines 1-25, Col. 17).

Regarding to claims 8, 39, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 1, 34 above, and Fukuzumi et al. further discloses wherein the capacitor dielectric layer 52 is high dielectric constant material, for example, (Ba,Sr)TiO3, BaTiO3, SrTiO3, Ta2O5 (lines 1-25, Col. 17).

Regarding to claim 11, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above, and Fukuzumi et al. further discloses wherein the formation of the electrodes and the dielectric layer occur by other than atomic layer deposition (Fukuzumi et al.: Cols. 7-8).

Regarding to claim 12, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 1 above but fail to disclose the step of cleaning the first electrode prior to the atomic layer depositing by a method comprising HF dip, HF vapor clean, or NF3 remote plasma. However, it would have been obvious to one having ordinary skill in the art at the time the invention was made to clean the first electrode before perform ALD because the cleaning process would reduce contaminations, native

oxide formed on the electrode surface in order to avoid unwanted reactions between contaminations and atomic depositing layers.

Regarding to claims 48, 62, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 1, 34 above and both further disclose wherein the substrate comprises a semiconductor wafer.

Regarding to claims 49-54, 63-68, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 1, 34 above and Kim et al. discloses wherein the first capacitor electrode comprises HSG polysilicon (Fukuzumi: lines 60-61, Col. 14; Kim:lines 23-27, Col. 1), the atomic layer comprises TiN (line 37, Col. 8) and both fail to disclose wherein the second electrode comprises the TiN. It would have been well known in the art that TiN is often used as capacitor electrode material. Fukuzumi et al. further discloses wherein the dielectric layer is a high K dielectric material. It would have been obvious to one having ordinary skill in the art that Al2O3 is suitable as a high K dielectric material since Al2O3 would have similar dielectric constant as those disclosed in Fukuzumi et al. and Kim et al.

Regarding to claim 35, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 34 and Kim et al. further discloses wherein the atomic layer conductive barrier layer is formed on the first electrode.

Art Unit: 2818

Regarding to claim 36, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 34 and Kim et al. further discloses wherein the atomic layer comprises elemental metal, a metal alloy, or a metal-containing compound (lines 25-40, Col. 8).

Regarding to claim 37, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 34 and Kim et al. further discloses wherein the atomic layer comprises WN, TaN, TiN, RuOx (lines 25-40, Col. 8).

Regarding to claims 13, 40, Fukuzumi et al. discloses a method of forming a capacitor (See Fig. 33 and Cols. 1-20) comprising:

- . forming a first capacitor electrode 51 over a substrate 1;
- . forming a conductive barrier layer 52 over the first electrode (to prevent oxygen diffusion);
 - . forming a capacitor dielectric 53 over the barrier layer;
 - . forming a second capacitor electrode 54 over the dielectric layer.

Fukuzumi et al. fails to disclose the step of forming the conductive barrier layer involving the steps of forming a layer of first precursor at least one monolayer thick over the first electrode using chemisorbing method, and forming a second precursor at least

Art Unit: 2818

one monolayer thick on the first precursor layer using chemisorbing method, a chemisorption product of the frist and second precursor layers being comprised by a layer of a conductive barrier material.

However, Kim et al. discloses the method of forming capacitor including the step of forming conductive barrier layer over the first capacitor electrode including the steps of forming a layer of first precursor 22 at least one monolayer thick over the first electrode using chemisorbing method, and forming a second precursor at least one monolayer thick on the first precursor layer using chemisorbing method (lines 55-59, Col. 2), a chemisorption product of the first and second precursor layers being comprised by a layer of a conductive barrier material 32 (Fig. 3D).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Fukuzumi et al. in view of Kim et al. by chemisorbing a layer of first and second precursors over the over the first capacitor electrode and reacting the chemisorption layers and reactants to form a conductive barrier layer because when chemisorbing method is performed where a high-purity film is formed by a plurality of atomic layers so that various reactants necessary for deposition of the film are sequentially supplied to the substrate by a gas pulsing method, a film having perfect step coverage is achieved, the thickness of the film can be easily adjusted (lines 5-30, Col. 4), the leakage current at lower electrode is suppressed, electric potential of device acts strongly while capable of obtaining cell capacitance enough for device operation and lower a soft error rate (lines 35-40, Col. 2). The conductive barrier layer formed

Art Unit: 2818

over the first capacitor electrode for suppression of leakage current inherently inhibits the oxygen diffusion into the lower electrode.

Regarding to claims 14, 15, 16, 41, Fukuzumi et al. and Kim et al. discloses the claimed limitations as applied in claims 13, 40 above and Kim et al. further discloses wherein the first and second precursor layers each consist essentially of a monolayer, one or more chemical species and it is obvious that the precursor layers are saturated monolayers (layers 22, 24; lines 25-40, Col. 8).

Regarding to claim 17, Fukuzumi et al. and Kim et al. discloses the claimed limitations as applied in claim 13 above and Kim et al. further discloses wherein the first precursor is different from the second precursor (Cols. 6-7).

Regarding to claims 18, 19, 22, 42, 43, 45, Fukuzumi et al. and Kim et al. discloses the claimed limitations as applied in claims 13, 40 above and Kim et al. further discloses wherein the barrier layer comprises WN, TaN, TiN, RuOx (lines 25-40, Col. 8) (claims 22, 45). It is obvious to one having ordinary skill in the art that the first or second precursors comprises pairs such as WF6/NH3 because the reaction between the chemical in this pair would yield the same products that disclosed in Kim et al.

Regarding to claim 23, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 13 above, and Fukuzumi et al. further discloses wherein the capacitor dielectric layer 52 is high dielectric constant material, for example,

Art Unit: 2818

BaTiO3, SrTiO3, Ta2O5 (lines 1-25, Col. 17). It is well known in the art that these materials exhibit a K factor of greater than about 7 at 20 oC.

Regarding to claims 24, 46, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 13 and 40 above, and further disclose that at least one of the first or second electrodes comprise polysilicon (Fukuzumi et al.: Cols. 1-20; Kim et al.: Col. 1-10) and Fukuzumi et al. also discloses the dielectric layer comprises oxygen (Fukuzumi et al.: lines 1-25, Col. 17).

Regarding to claims 25, 47, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 13, 40 above, and Fukuzumi et al. further discloses wherein the capacitor dielectric layer 52 is high dielectric constant material, for example, (Ba,Sr)TiO3, BaTiO3, SrTiO3, Ta2O5 (lines 1-25, Col. 17).

Regarding to claim 44, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 40 above, and Kim et al. further discloses wherein the conductive layer comprises elemental metal, a metal alloy, or a metal containing compound (Col. 8).

Regarding to claims 55, 69, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claims 13, 40 above and both further disclose wherein the substrate comprises a semiconductor wafer.

Application/Control Number: 09/653,149 Page 12

Art Unit: 2818

Regarding to claims 56-61, 70-75, Fukuzumi et al. and Kim et al. disclose the claimed limitations as applied in claim 40 above and Kim et al. discloses wherein the first capacitor electrode comprises HSG polysilicon (Fukuzumi: lines 60-61, Col. 14; Kim:lines 23-27, Col. 1), the atomic layer comprises TiN (line 37, Col. 8) and both fail to disclose wherein the second electrode comprises the TiN. It would have been well known in the art that TiN is often used as capacitor electrode material. Fukuzumi et al. further discloses wherein the dielectric layer is a high K dielectric material. It would have been obvious to one having ordinary skill in the art that Al2O3 is suitable as a high K dielectric material since Al2O3 would have similar dielectric constant as those disclosed in Fukuzumi et al. and Kim et al.

7. When responding to the office action, Applicants' are advice to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs.

A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

Art Unit: 2818

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao P. Le whose telephone number is 571-272-1785. The examiner can normally be reached on M-T (7-6).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thao P. Le Examiner

Art Unit 2818